40m QIL Cryo_Lab CTN SUS_Lab TCS_Lab OMC_Lab CRIME_Lab FEA ENG_Labs OptContFac Mariner WBEEShop
  SUS Lab eLog  Not logged in ELOG logo
Message ID: 211     Entry time: Thu May 26 19:39:48 2011
Author: tara 
Type: DailyProgress 
Category: Crackle 
Subject: AD734 squaring circuit 

By mingyuan, tara

We figured out the offset problem in AD734 chips, the box for squaring and multiplying signals is finished.


          The problem from the previous circuit was that the ground from the signal was grounded with the load ground. This time the load ground is separated from the signal ground, Z2 is grounded to load groundThese corrections fix the offset problem and the maximum allowed input ( was 0.6 V.) Now the input can be up to 10V. The output, Z, is (X1-X2)x(Y1-Y2)/10 as described in the datasheet. Now the chip are connected as shown below.




          We are thinking about not using the default denominator (/10) for a multiplying chip (we certainly need it for squaring chips, otherwise the output will rail), because after the signals (from PD and driving voltage) are squared, their dc levels are ~3 V. When the two are multiplied together, the voltage output drops to 3x3/10 = 0.9 V. So if we can have denominator = 1, the signal will be larger. However, we have to understand how the noise in the chip works first. See Mingyuan's entry about input referred noise of the chip ,it is roughly 3 mV/rtHz. If the SNR remains constant regardless of the denominator, we might not need to worry about it.

Attachment 1: ad734_crackle.pdf  185 kB  Uploaded Thu May 26 21:53:13 2011  | Hide | Hide all
ad734_crackle.pdf ad734_crackle.pdf
ELOG V3.1.3-