40m QIL Cryo_Lab CTN SUS_Lab TCS_Lab OMC_Lab CRIME_Lab FEA ENG_Labs OptContFac Mariner WBEEShop
  PSL  Not logged in ELOG logo
Entry  Wed Dec 19 17:47:02 2018, anchal, DailyProgress, TempCtrl, Cavity Temperature Sensor Circuit v1.1 48390116_529820604163457_2540948531154255872_n.jpg
    Reply  Mon Dec 24 16:52:26 2018, rana, DailyProgress, TempCtrl, Cavity Temperature Sensor Circuit v1.1 
       Reply  Tue Jan 29 17:47:14 2019, anchal, DailyProgress, TempCtrl, Cavity Temperature Sensor Breadboard Circuit Noise Analysis Cavity_Temperature_Sensor_Breadboard_Circuit_Noise.pdfBreadBoardCircuitNoiseAnalysis.zip
          Reply  Wed Jan 30 12:17:05 2019, rana, DailyProgress, TempCtrl, Cavity Temperature Sensor Breadboard Circuit Noise Analysis 
Message ID: 2268     Entry time: Wed Dec 19 17:47:02 2018     Reply to this: 2269
Author: anchal 
Type: DailyProgress 
Category: TempCtrl 
Subject: Cavity Temperature Sensor Circuit v1.1 

From the review of PSL:2266 and the promises I made in PSL:2267, I think I have fixed the circuit. Corrected schematic is at DCC LIGO-D1800308-v1.
Main changes:

  • I made GND pin of MAX6325 floating and hence controlled by the output of OPA827. OPA827 will drive the GND pin following voltage at RTD's non-grounded end. This will make sure 2.5 V is always applied across 20k resistor which will keep the current constant.
  • The incoming Molex connector from RTD is now connected to AD8429 directly driving it differentially implementing the 4-wire topology.
  • I added 100 Ohm series resistors to the outputs of OP27 for safety.
  • Removed tantalum capacitors from the output of MAX63XX and added one to the input.
  • Added 4-40 holes for mounting on a 1U chassis. The board is still small enough to be put in a 100mmx160mm Eurocard box if required.

Testing:

I also made a proof-of-principle circuit on a breadboard. It has only one channel (25 ^\circ C) and uses different chips but same principle. Following were the replacements:

  • MAX6325 (2.5V Ref) -> LT1021 (5V Ref)
  • Current source resistance, 20k -> 39k
  • OPA827 -> OP27
  • MAX6350 (5V Ref) -> LT1021 (5V Ref)
  • AD8429 (Gain set to 81) -> AD620 (Gain set to 79.68)
  • Subtractor circuit resistors: R1, 5k -> 5.1k;     R2, 25k  -> 24k
  • Everything else was the same.

The circuit produced meaningful and predictable node voltages. So hopefully, this circuit is correct. Only remaining thing is to characterize noise and drift properties which would be done once the actual parts arrive.

Attachment 1: 48390116_529820604163457_2540948531154255872_n.jpg  602 kB  | Hide | Hide all
48390116_529820604163457_2540948531154255872_n.jpg
ELOG V3.1.3-