40m QIL Cryo_Lab CTN SUS_Lab TCS_Lab OMC_Lab CRIME_Lab FEA ENG_Labs OptContFac Mariner WBEEShop
  PSL  Not logged in ELOG logo
Message ID: 2221     Entry time: Mon Jul 30 18:58:27 2018
Author: anchal 
Type: DailyProgress 
Category: ISS 
Subject: Minor version improvement in design. 

It seems difficult to implement our AC coupled circuit in D1300694_v1 board which is DC coupled.

Meanwhile, I was looking into improving noise performance of present design ISS3, and it seems we can get some improvement directly by including a buffer at the input (to have good input impedance) and reduce resistance values in stage 1 to lower the impact of the current noise of first stage amplifier. This design ISS3_1 and its LISO analysis are attached.

Attachment 1: Cryo_ISS3_1schematic.pdf  102 kB  Uploaded Mon Jul 30 20:03:09 2018  | Hide | Hide all
Cryo_ISS3_1schematic.pdf
Attachment 2: Cryo_ISS3_1_LISO_Analysis.pdf  39 kB  Uploaded Mon Jul 30 20:04:30 2018  | Hide | Hide all
Cryo_ISS3_1_LISO_Analysis.pdf
ELOG V3.1.3-