40m QIL Cryo_Lab CTN SUS_Lab TCS_Lab OMC_Lab CRIME_Lab FEA ENG_Labs OptContFac Mariner WBEEShop
  PSL  Not logged in ELOG logo
Entry  Thu Jul 26 18:30:51 2018, anchal, DailyProgress, ISS, Noise analysis of soldered circuit ISS_Noise_Analysis_Method1.pdfISS_Noise_Analysis_Method2.pdf
    Reply  Fri Jul 27 12:29:43 2018, rana, DailyProgress, ISS, Noise analysis of soldered circuit 
       Reply  Mon Jul 30 13:28:37 2018, anchal, DailyProgress, ISS, Noise analysis of soldered circuit ISS_Noise_Analysis_Meas_vs_LISO.pdf
Message ID: 2219     Entry time: Mon Jul 30 13:28:37 2018     In reply to: 2218
Author: anchal 
Type: DailyProgress 
Category: ISS 
Subject: Noise analysis of soldered circuit 

Just replotting the measured noise with LISO prediction for comparison.

Attachment 1: ISS_Noise_Analysis_Meas_vs_LISO.pdf  56 kB  Uploaded Mon Jul 30 14:29:02 2018  | Hide | Hide all
ISS_Noise_Analysis_Meas_vs_LISO.pdf
ELOG V3.1.3-