40m QIL Cryo_Lab CTN SUS_Lab TCS_Lab OMC_Lab CRIME_Lab FEA ENG_Labs OptContFac Mariner WBEEShop
  PSL  Not logged in ELOG logo
Entry  Mon Jul 23 18:07:14 2018, anchal, DailyProgress, ISS, Introduced zero to cancel cavity pole. Mostly final circuit. CRYO_ISS2LoopGainTF.pdfCryo_ISS2_AOMCavity_Schematic.pdfCryo_ISS2_AOMCavity_LTSpiceAnalysis.zip
    Reply  Tue Jul 24 11:04:37 2018, johannes, DailyProgress, ISS, Introduced zero to cancel cavity pole. Mostly final circuit. 
       Reply  Tue Jul 24 14:28:08 2018, johannes, DailyProgress, ISS, Introduced zero to cancel cavity pole. Mostly final circuit. Cryo_ISS3_AOMCavity_Schematic.pdfCryo_ISS3_LISO_Analysis.pdfCRYO_ISS3AOMCavityLisoAnalysis.pdf
    Reply  Tue Jul 24 13:47:48 2018, anchal, DailyProgress, ISS, Introduced zero to cancel cavity pole. Mostly final circuit. Cryo_ISS2_LISO_Analysis.pdfCRYO_ISS2AOMCavityLisoAnalysis.pdf
Message ID: 2216     Entry time: Tue Jul 24 14:28:08 2018     In reply to: 2214
Author: johannes 
Type: DailyProgress 
Category: ISS 
Subject: Introduced zero to cancel cavity pole. Mostly final circuit. 

Modified the design to make stage three passive again and moved stage 5 (addition of offset) to stage 4. PFA the circuit schematic.

Also attached are LISO analysis of the circuit.

The first file is the transfer function of the feedback circuit alone with its input impedance.

The second file is the open loop transfer function of the feedback circuit with AOM and cavity, the input referred noise and the opamps' stability in closed loop operation.

P.S. The unstable region shown in figure one of the second file is calculated as the region where |KP + 1|<1 as per the phase of calculated KP, where KP is the open loop gain function.

Quote:

By making stage 3 active you may be adding a lot of OpAmp noise, since you're amplifying it by a factor of 100 at low frequencies. It sits behind the first two gain stages so it might not matter for the input referred noise? But I don't think it's good practice. What was wrong with having that stage passive? A gain stage like this, which doesn't provide gains higher than 1 and actually attenuates over a broad range is usually better kept passive because of amplifier noise.

Did you check the circuit for stability? The AD829 in stage 3 is driving a pretty low resistance as load. Not sure if LTSpice can identify such problems.

 

Attachment 1: Cryo_ISS3_AOMCavity_Schematic.pdf  108 kB  Uploaded Tue Jul 24 15:30:40 2018  | Hide | Hide all
Cryo_ISS3_AOMCavity_Schematic.pdf
Attachment 2: Cryo_ISS3_LISO_Analysis.pdf  56 kB  Uploaded Tue Jul 24 15:31:27 2018  | Hide | Hide all
Cryo_ISS3_LISO_Analysis.pdf Cryo_ISS3_LISO_Analysis.pdf
Attachment 3: CRYO_ISS3AOMCavityLisoAnalysis.pdf  248 kB  Uploaded Tue Jul 24 15:41:44 2018  | Hide | Hide all
CRYO_ISS3AOMCavityLisoAnalysis.pdf CRYO_ISS3AOMCavityLisoAnalysis.pdf CRYO_ISS3AOMCavityLisoAnalysis.pdf
ELOG V3.1.3-