40m QIL Cryo_Lab CTN SUS_Lab TCS_Lab OMC_Lab CRIME_Lab FEA ENG_Labs OptContFac Mariner WBEEShop
  PSL  Not logged in ELOG logo
Entry  Mon Nov 7 19:26:33 2016, yinzi, DailyProgress, TempCtrl, Testing driver circuit 6x
    Reply  Tue Nov 8 11:22:48 2016, awade, DailyProgress, TempCtrl, Testing driver circuit RC_CircuitLoadedUnLoaded.pngRC_CircuitLoadedUnLoaded_AC_Analysis.png
Message ID: 1761     Entry time: Mon Nov 7 19:26:33 2016     Reply to this: 1762
Author: yinzi 
Type: DailyProgress 
Category: TempCtrl 
Subject: Testing driver circuit 

After troubleshooting some supply power problems (apparently the top and bottom half of the breadboard power strips aren't connected???), I took some measurements on the following circuit that Andrew suggested, which had the desired properties in simulation. However, AD743's were not really available, so I used LT1012's instead, but it shouldn't make a difference for these measurements.

The output of the AD620 stage (see elog 1749) was as expected (with a .5Vp, .1Hz input, a 5Vp output), and this was used as the input to the buffer circuit:

The output of the buffer circuit was just 0V, so I took some intermediate measurements. The following is at the positive input to the first amplifier (aka after the 100k resistor):

And at the output of the first stage (aka Vout_1st):

From a hand-calculation, the noninverting input should be about 0.85Vin at 0.1Hz, so there's definitely something wrong there.

I tried just connecting Vin straight to a voltage follower, and that actually pulled down Vin:

I'd expect the input resistance to the op amp to be almost infinite, but here it almost looks like it's loading down the input signal, except for the fact that the shape is weird (kind of like clipping). 

So, I'm not really sure what's going on. I'll try digging through the datasheet, testing the circuit in isolation (drive it straight from the function generator), and running a simulation that includes the first half of the circuit to see if that provides any insight.


Edit: Fixed hand calculation (used f instead of w earlier), but the gist is the same.

Attachment 3: IMG_20161107_173559716.jpg  2.931 MB  | Hide | Hide all
Attachment 4: IMG_20161107_173657531.jpg  2.847 MB  | Hide | Hide all
Attachment 5: IMG_20161107_173731487.jpg  2.862 MB  | Hide | Hide all
Attachment 6: IMG_20161107_175211637.jpg  2.912 MB  | Hide | Hide all
ELOG V3.1.3-