40m
QIL
Cryo_Lab
CTN
SUS_Lab
TCS_Lab
OMC_Lab
CRIME_Lab
FEA
ENG_Labs
OptContFac
Mariner
WBEEShop
|
40m Log |
Not logged in |
 |
|
Fri Sep 21 09:59:09 2018, yuki, Configuration, ASC, Y end table upgrade plan    
|
Sun Sep 23 19:32:23 2018, yuki, Configuration, ASC, Y end table upgrade plan    
|
Mon Sep 24 11:09:05 2018, yuki, Configuration, ASC, Y end table upgrade plan
|
Tue Sep 25 18:08:50 2018, yuki, Configuration, ASC, Y end table upgrade plan
|
Thu Sep 27 14:02:55 2018, yuki, Configuration, ASC, PZT driver board verification    
|
Sun Sep 30 20:14:51 2018, yuki, Configuration, ASC, QPD calibration 
|
Mon Oct 1 12:03:41 2018, not yuki, Configuration, ASC, PZT driver board verification
|
Mon Oct 1 13:33:55 2018, yuki, Configuration, ASC, QPD calibration
|
Tue Oct 2 18:50:53 2018, yuki, Configuration, ASC, PZT mirror calibration   
|
Wed Oct 3 18:15:34 2018, yuki, Configuration, ASC, AI board improvement
|
Thu Oct 4 00:44:50 2018, yuki, Configuration, ASC, AI board improvement
|
Thu Oct 4 22:15:30 2018, yuki, Configuration, ASC, Y-end table upgrade  
|
Fri Oct 5 00:46:17 2018, Koji, Configuration, ASC, Y-end table upgrade
|
Fri Oct 5 17:32:38 2018, yuki, Configuration, ASC, Y-end table upgrade
|
Mon Oct 8 00:46:35 2018, yuki, Configuration, ASC, Y-end table upgrade
|
Fri Oct 5 17:47:55 2018, gautam, Configuration, ASC, Y-end table upgrade
|
Fri Oct 5 22:49:22 2018, yuki, Configuration, ASC, Y-end table upgrade
|
Sun Oct 7 16:51:03 2018, gautam, Configuration, LSC, Yarm triggering changed
|
Sun Oct 7 22:30:42 2018, yuki, Configuration, LSC, Yarm Green locking was recovered 
|
Tue Oct 9 23:03:43 2018, yuki, Configuration, LSC, Yarm Green locking was recovered 
|
Wed Oct 10 12:38:27 2018, yuki, Configuration, LSC, All hardware was installed
|
Mon Oct 1 20:39:09 2018, gautam, Configuration, ASC, c1asy
|
Mon Oct 8 18:56:52 2018, gautam, Configuration, ASC, c1asx filter coefficient file missing
|
Tue Oct 9 16:05:29 2018, gautam, Configuration, ASC, c1tst deleted, c1asy deployed.
|
Wed Oct 3 14:24:40 2018, yuki, Configuration, ASC, Y end table upgrade plan
|
Mon Oct 15 20:11:56 2018, yuki, Configuration, ASC, Y end table upgrade plan
|
Wed Oct 17 20:46:24 2018, yuki, Configuration, ASC, Y end table upgrade plan
|
|
Message ID: 14218
Entry time: Thu Sep 27 14:02:55 2018
In reply to: 14216
Reply to this: 14219
|
Author: |
yuki |
Type: |
Configuration |
Category: |
ASC |
Subject: |
PZT driver board verification |
|
|
[ Yuki, Gautam ]
I fixed the input terminal that had been off, and made sure PZT driver board performs as we expect.
At first I ran a simulation of the PZT driver circuit using LTspice (Attached #1 and #2). It shows that when the bias is 30V the driver performs well only with high input volatage (bigger than 3V). Then I measured the performance as following way:
- Applied +-15V to the board with an expansion card and 31.8V to the high voltage port which is the maximum voltage of PS280 DC power supplier C10013.
- Terminated input and connectd input bias to GND, then set offset to -10.4V. This value is refered as elog:40m/8832.
- Injected DC signal into input port using a function generator.
- Measured voltage at the OUT port and MON port.
The result of this is attached #3 and #4. It is consistent with simulated one. All ports performed well.
- V(M1_PIT_OUT) = -4.86 *Vin +49.3 [V]
- V(M1_YAW_OUT) = -4.86 *Vin +49.2 [V]
- V(M2_PIT_OUT) = -4.85 *Vin +49.4 [V]
- V(M2_YAW_OUT) = -4.86 *Vin +49.1 [V]
- V(M1_PIT_MON) = -0.333 *Vin +3.40 [V]
- V(M1_YAW_MON) = -0.333 *Vin +3.40 [V]
- V(M2_PIT_MON) = -0.333 *Vin +3.40 [V]
- V(M2_YAW_MON) = -0.333 *Vin +3.40 [V]
The high voltage points (100V DC) remain to be tested. |
|
|
|
|
|
|
|
|
|
Version 4
SHEET 1 2120 2120
WIRE 1408 656 1408 624
WIRE 1552 656 1552 624
WIRE 1712 656 1712 624
WIRE 1872 656 1872 624
WIRE 2016 656 2016 624
WIRE 1408 768 1408 736
WIRE 1552 768 1552 736
WIRE 1712 768 1712 736
... 193 more lines ...
|