40m QIL Cryo_Lab CTN SUS_Lab TCS_Lab OMC_Lab CRIME_Lab FEA ENG_Labs OptContFac Mariner WBEEShop
  40m Log  Not logged in ELOG logo
Entry  Fri May 4 13:24:56 2018, Jon Richardson, Configuration, Electronics, AUX-PSL PLL Implementation & Characterization PLL_Schematic.pdfPLL_AUX-PSL_40m.pdf
    Reply  Fri May 4 19:06:28 2018, rana, Configuration, Electronics, AUX-PSL PLL Implementation & Characterization 
       Reply  Tue May 15 20:51:27 2018, gautam, Configuration, Electronics, Making PLL setup more permanent 
          Reply  Wed May 16 18:52:50 2018, gautam, Configuration, Electronics, PLL mysteries solved PLLanalysis.pdfPZTcal.pdfSR560_funkiness.pdf
Message ID: 13814     Entry time: Fri May 4 13:24:56 2018     Reply to this: 13816
Author: Jon Richardson 
Type: Configuration 
Category: Electronics 
Subject: AUX-PSL PLL Implementation & Characterization 

Attached are final details of the phase-locked loop (PLL) implementation we'll use for slaving the AUX 700 mW NPRO laser to the PSL.

The first image is a schematic of the electronics used to create the analog loop. They are curently housed on an analyzer cart beside the PSL table. If this setup is made permanent, we will move them to a location inside the PSL table enclosure.

The second image is the measured transfer function of the closed loop. It achieves approximately 20 dB of noise suppression at low frequencies, with a UGF of 50 kHz. In this configuration, locks were observed to hold for 10s of minutes.

Attachment 1: PLL_Schematic.pdf  19 kB  Uploaded Fri May 4 14:26:25 2018  | Hide | Hide all
Attachment 2: PLL_AUX-PSL_40m.pdf  107 kB  Uploaded Fri May 4 14:26:39 2018  | Hide | Hide all
ELOG V3.1.3-