40m QIL Cryo_Lab CTN SUS_Lab TCS_Lab OMC_Lab CRIME_Lab FEA ENG_Labs OptContFac Mariner WBEEShop
  SUS Lab eLog  Not logged in ELOG logo
Message ID: 705     Entry time: Mon Aug 12 07:59:58 2013
Author: Giorgos 
Type: Summary 
Category: SUS 
Subject: DAC and ADC saturation issues 

Instability due to Saturation Issues

Using the Simulink model, I realized that saturation of the ADC & DAC prevents us from acquiring stability, since the signal quickly builds up after a couple of turns within the feedback loop. Explicitly, if the gain of the digital feedback filter is large, either the output signal from the DAC saturates or a big feedback signal is produced, which then -together with the plate- saturates the ADC. To prevent saturation of the DAC, I suggested implementing our gain outside the feedback filter, at the coil signal conditioning stage. Similarly, to avoid saturation of the ADC, the gain of the sensors signal conditioning stage is to be altered. At the end, we are looking for a stable system with balanced signal that effects a maximum vertical displacement of the plate around 0.1mm.

Gains of the feedback loop

There are three different gains in our feedback loop. The gain of the digital feedback filter, the gain of the sensors signal conditioning (also constrained by saturation limits around 12V because of the OP27), and the gain of the coils signal conditioning which acts twice; through the coupling and the plate. I calculated the desired gain for each part, such that the plate will ideally not move beyond 0.1mm. To achieve this, we introduced a gain of 25 in the coils conditioning board (changed resistors to R6=51kΩ and R5=2kΩ) which -along with the 100nF capacitor used- effects a new pole around 30Hz (1/RC=200 rad/s). Modeling the new configuration for very low-noise power(0.003Nm/s), we get stable behavior.

StepR.png

 

Including bigger noise (0.03Nm/s), however, destabilizes the system once more.

 

ELOG V3.1.3-