40m QIL Cryo_Lab CTN SUS_Lab TCS_Lab OMC_Lab CRIME_Lab FEA ENG_Labs OptContFac Mariner WBEEShop
  Cryo Lab eLog  Not logged in ELOG logo
Entry  Mon Dec 27 05:38:56 2021, rana, Update, Control System, cavity locking loop shape 
    Reply  Mon Jan 24 10:24:49 2022, shruti, Update, Control System, cavity locking loop shape OLTF_fit.pdf
       Reply  Wed Jan 26 17:28:53 2022, shruti, Update, Control System, cavity locking loop shape ctrl_pdh_5kHz_Screenshot.pngctrl_pdh_10kHz_Screenshot.pngscope_red.pdffilter_red.pngctrl_pdh_100kHz_Screenshot.png
          Reply  Mon Jan 31 19:03:43 2022, shruti, Update, Control System, cavity locking loop shape - pomona box TF FilterTF.pdfdata_and_analysis.zip
Message ID: 2838     Entry time: Mon Dec 27 05:38:56 2021     Reply to this: 2841
Author: rana 
Type: Update 
Category: Control System 
Subject: cavity locking loop shape 

Aaron and I previously saw that the 40 Hz cantilever mode was using up most of the PDH signal's linear range while in lock.

This means that the loop has just enough gain to stay locked. Increasing the gain seems to make it unstable, so we want to lower the UGF.

So perhaps a 3x reduction in the UGF and a 10x increase in the gain at 40 Hz? To do this we want to shape the loop with a pole:zero boost having a 30x gain at DC relative to the high frequency part.

We can do this by making a pole zero section in a Pomona box with a pole at 40 Hz and a zero at 1200 Hz. This should be stable, since I expect our UGF is > 3 kHz.

To figure out the component values, we need to now the output impedance of the LB box and the input impedance of the current driver. Any ideas?

ELOG V3.1.3-