40m QIL Cryo_Lab CTN SUS_Lab TCS_Lab OMC_Lab CRIME_Lab FEA ENG_Labs OptContFac Mariner WBEEShop
  40m Log  Not logged in ELOG logo
Entry  Tue Jul 9 11:37:37 2013, gautam, Update, CDS, set up for testing DAC Interface-board pin outs 
    Reply  Tue Jul 9 12:01:20 2013, gautam, Update, CDS, set up for testing DAC Interface-board pin outs 
       Reply  Tue Jul 9 18:44:37 2013, gautam, Update, CDS, DAC Interface Board-Pin Outs DAC_Interface_Board_Pin-out.pdfbreak-out_ribbon.JPG
          Reply  Tue Jul 23 04:07:48 2013, gautam, Update, CDS, Excitation points set up on c1scx 
             Reply  Tue Jul 23 16:47:01 2013, gautam, Update, CDS, Excitation points set up on c1scx 
                Reply  Tue Jul 23 19:38:58 2013, gautam, Update, CDS, Characterisation of DAC at 1X9 
Message ID: 8809     Entry time: Tue Jul 9 11:37:37 2013     Reply to this: 8811
Author: gautam 
Type: Update 
Category: CDS 
Subject: set up for testing DAC Interface-board pin outs 

The bank marked channel 9-16 is free, but the connector is a 40 pin IDC and I need to know the exact pin-out configuration before I can set about making the custom ribbon cable that will send the control signals from the DAC card to the PZT driver board. 

The DAC interface board on rack 1Y4 seems to be one of the first versions of this board, and has no DCC number anywhere on it. Identical modules on other racks have the DCC number D080303, but this document does not exist and there does not seem to be any additional documentation anywhere. The best thing I could find was the circuit diagram for the ADL General Standards 16-bit DAC Adapter Board, which has what looks like the pin-out for the 68 pin SCSI connector on the DAC Interface board. Koji gave me an unused board with the same part number (D080303) and I used a multimeter and continuity checking to make a map between DAC channels, and the 40 pin IDC connector on the board, but this needs to be verified (I don't even know if what is sitting inside the box on 1Y4 is the same D080303 board).

Jenne suggested making a break-out cable to verify the pin-outs, which I did with a 40-pin IDC connector and a bit of ribbon wire. The other end of the ribbon wire has been stripped so that we can use some clip-on probes and an oscilloscope to verify the pin-outs by sending a signal to DAC channels 9 through 16 one at a time. On the software side, Jenne did the following:

  • Restarted the mx_stream on c1iscey  (unrelated to this work)
  • 8 Excitation points added in the simulink model on c1scy 
  • Model compiled and installed

We have not restarted c1scy yet as Annalisa is working on some Y-arm stuff right now. We will restart c1scy and use awggui to perform the test once she is done.

 Pink edits by JCD

ELOG V3.1.3-