40m QIL Cryo_Lab CTN SUS_Lab TCS_Lab OMC_Lab CRIME_Lab FEA ENG_Labs OptContFac Mariner WBEEShop
  40m Log  Not logged in ELOG logo
Entry  Fri May 17 18:58:58 2013, Jamie, Koji, Summary, CDS, Weird DAC bit flipping at half integer output values const.pdfsweep.pdf
    Reply  Fri May 17 19:56:52 2013, Koji, Summary, CDS, Weird DAC bit flipping at half integer output values 
    Reply  Wed May 22 11:09:33 2013, Jamie, Summary, CDS, Weird DAC bit flipping at half integer output values nopad.pdf
       Reply  Wed May 22 11:21:28 2013, Koji, Summary, CDS, Weird DAC bit flipping at half integer output values 
          Reply  Wed May 22 11:35:06 2013, Jamie, Summary, CDS, Weird DAC bit flipping at half integer output values 
             Reply  Wed May 22 15:08:37 2013, Koji, Summary, CDS, Weird DAC bit flipping at half integer output values Screenshot.png
Message ID: 8614     Entry time: Wed May 22 11:21:28 2013     In reply to: 8613     Reply to this: 8615
Author: Koji 
Type: Summary 
Category: CDS 
Subject: Weird DAC bit flipping at half integer output values 

Is this limit cycle caused by the residual of the digital AI filtering at the half sampling freq and that his the threshold?
Or is this some nonlinear effect? If this is a linear effect associated with the zero-padding, the absolute
value of the DC may affect the amplitude of the oscillation. (Or equivalently the range of the DC where we get this oscillation.)

Anyway, it seems that we should use no-zero-padding.

You pointed out the ringdown of the digital AI filter in the sample-hold case (i.e. no-zero-padding case).
How does it look like in the conventional zero-padding case?

ELOG V3.1.3-