40m QIL Cryo_Lab CTN SUS_Lab CAML OMC_Lab CRIME_Lab FEA ENG_Labs OptContFac Mariner WBEEShop
  40m Log  Not logged in ELOG logo
 List  |  Find  |  Login  |  Help 
Entry  Tue Jun 21 21:17:16 2022, yuta, Update, BHD, RTS models for BHD added but PCIE error remaining Screenshot_2022-06-21_20-12-55_C1HPC.pngScreenshot_2022-06-21_20-14-56_C1SU2.pngScreenshot_2022-06-21_20-13-38_C1LSC.pngScreenshot_2022-06-21_20-34-44_RED.png
    Reply  Wed Jun 22 14:44:03 2022, Anchal, Update, BHD, Fixed DC error in c1su2, added new library model for suspensions 
       Reply  Tue Jun 28 14:24:23 2022, yuta, Update, BHD, BHD DC PD signals now also sent to c1lsc to circumvent IPC error C1LSC.JPGC1SUS2.JPGScreenshot_2022-06-28_16-03-16_BHDDCPDcopied.png
          Reply  Mon Nov 14 17:45:02 2022, yuta, Update, BHD, BHD DC PD unwhitening and removing cables to c1lsc Screenshot_2022-11-15_13-08-17.png
             Reply  Mon Nov 21 18:43:46 2022, yuta, Update, BHD, c1hpc and c1lsc modified to send BHD_DIFF and BHD_SUM Screenshot_2022-11-21_18-42-49_BHD.png
                Reply  Wed Nov 23 11:06:08 2022, Anchal, Update, BHD, c1hpc and c1sus modified to add BS dither and demodulation option 
                   Reply  Tue Nov 29 15:32:32 2022, Anchal, Update, BHD, c1hpc model updates to support double audio dither Screenshot_2022-11-29_15-36-05.png
                      Reply  Tue Dec 6 13:09:44 2022, yuta, Update, BHD, c1cal model updates to support sensing matrix for BHD Screenshot_2022-12-06_13-02-05_c1calMEDM.pngScreenshot_2022-12-06_13-06-35_c1lsc.pngScreenshot_2022-12-06_13-07-14_c1cal.pngScreenshot_2022-12-06_13-07-50_c1caldemod.png
Message ID: 16938     Entry time: Wed Jun 22 14:44:03 2022     In reply to: 16935     Reply to this: 16954
Author: Anchal 
Type: Update 
Category: BHD 
Subject: Fixed DC error in c1su2, added new library model for suspensions 

The 0x2000 error in c1su2 happens whenever we make it and install it as the default data acquisition rates are too much in the suspension model. Earlier we used activateSUS2DQ.py to fix this. I followed the suggestion in 40m/16537 to include COIL_OUT at 16k, damping channels at 256 Hz and OL channels at 1024 Hz. I created new suspension model at /cvs/cds/rtcds/userapps/trunk/sus/c1/models/lib/sus_single_control_new.mdl. The model also contains filter modules names C1SUS_OPT_BIASPOS, C1SUS_OPT_BIASPIT, C1SUS_OPT_BIASYAW which acts on the alignment offsets so that a low pass filter can be added there and alignment offsets always happen slowly. The new suspension model is now used inc1su2 for teh 7 new suspensions, and now the model starts without errors.

Still remaining to fix: IPC communication between c1hpc and c1lsc.

ELOG V3.1.3-