40m QIL Cryo_Lab CTN SUS_Lab TCS_Lab OMC_Lab CRIME_Lab FEA ENG_Labs OptContFac Mariner WBEEShop
  40m Log  Not logged in ELOG logo
Message ID: 14893     Entry time: Tue Sep 17 23:46:21 2019
Author: Koji 
Type: Update 
Category: CDS 
Subject: Latch Enable Logic 

[Koji Gautam]

We continued to check the latch logic. Today we found that latch.py didn't catch the change of LSB but did for MSB. We determined that this happens when the slider value is chaged between the polling for LSB and MSB.
SInce these two should always be related to a single gain value, latch.py was modified so.

Now we don't observe any logic error for ~100 gain transisitions (see attached).

Attachment 1: Screenshot_from_2019-09-17_23-39-35.png  32 kB  Uploaded Wed Sep 18 00:47:52 2019  | Hide | Hide all
Screenshot_from_2019-09-17_23-39-35.png
ELOG V3.1.3-